

ABSTRACT

According to one embodiment, a memory cell is disclosed. The memory cell includes a first PMOS transistor, a first NMOS transistor coupled to the first PMOS transistor, a second PMOS transistor and a second NMOS transistor
5 coupled to the first PMOS transistor. The first and second PMOS transistors receiving a bias control signal.